## STD140N6F7



# N-channel 60 V, 3.1 mΩ typ., 80 A STripFET™ F7 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD	Ртот
STD140N6F7	60 V	3.8 mΩ	80 A	134 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STD140N6F7	140N6F7	DPAK	Tape and reel

Contents STD140N6F7

## **Contents**

1	Electrical ratings		
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	rcuits	7
4	Packag	e information	8
	4.1	DPAK package information	9
5	Revisio	on history	12

STD140N6F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	V
V <sub>GS</sub>	Gate-source voltage	±20	V
Ip <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	80	^
ID <sup>(*)</sup>	Drain current (continuous) at T <sub>case</sub> = 100 °C	80	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)		Α
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	134	W
Eas <sup>(3)</sup>	Single pulse avalanche energy	200	mJ
dV/dt <sup>(4)</sup>	Drain-body diode dynamic dV/dt ruggedness	7.1	V/ns
T <sub>stg</sub>	Storage temperature range	FF to 17F	°C
Tj	Operating junction temperature range		C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	۰۵۸۸	
R <sub>thj-c</sub>	Thermal resistance junction-case	1.12	°C/W	

#### Notes:

<sup>&</sup>lt;sup>(1)</sup> Current is limited by package.

<sup>(2)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  = 20 A,  $V_{DD}$  = 30 V.

 $<sup>^{(4)}</sup>I_{SD}$ = 80 A; di/dt = 600 A/ $\mu$ s;  $V_{DD}$  = 48 V;  $T_{j}$  <  $T_{jmax}$ 

 $<sup>^{(1)}</sup>$ When mounted on FR-4 board of 1 inch<sup>2</sup>, 2oz Cu, t < 10 sec

Electrical characteristics STD140N6F7

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

#### Table 4: On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	60			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V			1	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		3.1	3.8	mΩ

#### **Table 5: Dynamic**

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3100	ı	
Coss	Output capacitance	$V_{DS} = 30 \text{ V, } f = 1 \text{ MHz,}$	-	1520	ı	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	193	-	Pi
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 80 \text{ A},$	-	55	ı	
Qgs	Gate-source charge	$V_{GS} = 10 \text{ V}$	-	19	ı	nC
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	18	ı	

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	24	-	
tr	Rise time	$V_{DD} = 30 \text{ V}, I_D = 40 \text{ A}, R_G = 4.7 \Omega,$ $V_{GS} = 10 \text{ V} \text{ (see Figure 13: "Test circuit for resistive load switching times")}$		68	-	
t <sub>d(off)</sub>	Turn-off delay time			39	-	ns
t <sub>f</sub>	Fall time	,	-	20	1	

#### Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 80 A	ı		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 80 A, di/dt = 100 A/μs,	-	42.4		ns
Qrr	Reverse recovery charge	$V_{DD} = 48 \text{ V}$	-	36.2		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	1.8		А


### Notes:





 $<sup>^{(1)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)


Figure 3: Thermal impedance K GIPD2212201509162TH  $\delta$ =0.5 0.05 0.02 0.01  $Z_{th}$ =k\*R<sub>thic</sub>  $\delta$ =tp/T Single pulse  $t_p$ =10-5 10-4 10-3 10-2 10-1  $t_p$  (s)

















STD140N6F7 Test circuits

## 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.


12 V 47 KΩ VG


14 KΩ VG


14 KΩ VG

AM01468v1

Figure 15: Test circuit for inductive load switching and diode recovery times







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STD140N6F7 Package information

# 4.1 DPAK package information

Figure 19: DPAK (TO-252) type A2 package outline




Table 8: DPAK (TO-252) type A2 mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
Е	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

STD140N6F7 Package information

Figure 20: DPAK (TO-252) recommended footprint (dimensions are in mm)

FP\_0068772\_R19

Revision history STD140N6F7

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes	
21-Dec-2015	1	First release.	
01-Apr-2016	2	Datasheet promoted from preliminary data to production data.  Minor text changes.	

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

