# International


 $V_{CES} = 1200V$  $I_{C(Nominal)} = 20A$  $T_{J(max)} = 175^{\circ}C$  $V_{CE(on)} typ = 1.9V @ I_{C} = 20A$ 

# Applications

- Medium Power Drives
- UPS

Г

- HEV Inverter
- Welding
- Induction Heating




Features	Benefits
	High efficiency in a wide range of applications and switching frequencies
	Improved Reliability due to rugged hard switching performance and higher power capability
Positive $V_{CE(ON)}$ Temperature Coefficient	Excellent current sharing in parallel operation

Base part number		Standa	rd Pack	Ordereble nert number	
Base part number	r Package Type	Form	Quantity	Orderable part number	
IRG7CH35UEF	Die on film	Wafer	1	IRG7CH35UEF	

## **Mechanical Parameter**

Die Size	3.937 x 4.826	mm <sup>2</sup>			
Minimum Street Width	75	μm			
Emiter Pad Size (Included Gate Pad)	See Die Drawing				
Gate Pad Size	0.503 x 0.501	mm <sup>2</sup>			
Area Total / Active	19/10				
Thickness	120	μm			
Wafer Size	200	mm			
Flat Position	0	Degrees			
Maximum-Possible Chips per Wafer	1447 pcs				
Passivation Front side	Silicon Nitride	Silicon Nitride			
Front Metal	AI, Si (4µm)				
Backside Metal	Al- Ti - Ni- Ag (1kA°-1kA°-4kA°-6kA°)				
Die Bond	Electrically conductive epoxy or solder				
Reject Ink Dot Size	0.25 mm diameter minimum				

**IRG7CH35UEF** 



# **Maximum Ratings**

	Parameter	Max.	Units
V <sub>CE</sub>	Collector-Emitter Voltage, TJ=25°C	1200	V
I <sub>C</sub>	DC Collector Current	0	А
I <sub>LM</sub>	Clamped Inductive Load Current ②	80	А
V <sub>GE</sub>	Gate Emitter Voltage	± 30	V
TJ, T <sub>STG</sub>	Operating Junction and Storage Temperature	-40 to +175	°C

# Static Characteristics (Tested on wafers) . TJ=25°C

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)CES</sub>	Collector-to-Emitter Breakdown Voltage	1200				V <sub>GE</sub> = 0V, I <sub>C</sub> = 100µA ③
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage		1.35	1.60	V	V <sub>GE</sub> = 15V, I <sub>C</sub> = 5A, T <sub>J</sub> = 25°C
$V_{GE(th)}$	Gate-Emitter Threshold Voltage	3.0		6.0		$I_{\rm C} = 600 \mu A$ , $V_{\rm GE} = V_{\rm CE}$
I <sub>CES</sub>	Zero Gate Voltage Collector Current		2.0	100	μA	V <sub>CE</sub> = 1200V, V <sub>GE</sub> = 0V
I <sub>GES</sub>	Gate Emitter Leakage Current			± 100	nA	$V_{CE} = 0V, V_{GE} = \pm 30V$

# Electrical Characteristics (Not subject to production test- Verified by design/characterization)


	Parameter	Min.	Тур.	Max.	Units	Conditions
			1.9	2.2		$V_{GE}$ = 15V, $I_C$ = 20A , $T_J$ = 25°C ④
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage		2.4		V	V <sub>GE</sub> = 15V, I <sub>C</sub> = 20A , T <sub>J</sub> = 175°C④
			FULL SQUARE			T <sub>J</sub> = 175°C, I <sub>C</sub> = 80A
RBSOA	Reverse Bias Safe Operating Area	FUL				V <sub>CC</sub> = 960V, Vp ≤1200V
						Rg = $10\Omega$ , V <sub>GE</sub> = +20V to 0V
C <sub>iss</sub>	Input Capacitance		1905			V <sub>GE</sub> = 0V
C <sub>oss</sub>	Output Capacitance		60		pF	V <sub>CE</sub> = 30V
C <sub>rss</sub>	Reverse Transfer Capacitance		40			f = 1.0MHz,
Q <sub>g</sub>	Total Gate Charge (turn-on)	—	85	_		I <sub>C</sub> = 20A
Q <sub>ge</sub>	Gate-to-Emitter Charge (turn-on)	_	15	_	nC	V <sub>GE</sub> = 15V
$Q_{gc}$	Gate-to-Collector Charge (turn-on)	_	35	_		$V_{CC} = 600V$

## Switching Characteristics (Inductive Load-Not subject to production test-Verified by design/characterization)

	Parameter	Min.	Тур.	Max.	Units	Conditions S
t <sub>d(on)</sub>	Turn-On delay time		30	_		I <sub>C</sub> = 20A, V <sub>CC</sub> = 600V
t <sub>r</sub>	Rise time	_	15	—		R <sub>G</sub> = 10Ω, V <sub>GE</sub> =15V, L=200μH
t <sub>d(off)</sub>	Turn-Off delay time	_	160	—		T <sub>J</sub> = 25°C
t <sub>f</sub>	Fall time	_	80	—	200	
t <sub>d(on)</sub>	Turn-On delay time	_	25	—	ns	I <sub>C</sub> = 20A, V <sub>CC</sub> = 600V
t <sub>r</sub>	Rise time	_	20			R <sub>G</sub> = 10Ω, V <sub>GE</sub> =15V, L= 200μH
t <sub>d(off)</sub>	Turn-Off delay time	_	200			T <sub>J</sub> = 175°C
t <sub>f</sub>	Fall time		200	_		



# **Die Drawing**



## Notes:

①The current in the application is limited by  $T_{JMax}$  and the thermal properties of the assembly.  $@V_{CC} = 80\% (V_{CES}), V_{GE} = 20V, L = 200\mu H, R_G = 10\Omega.$ ③Refer to AN-1086 for guidelines for measuring  $V_{(BR)CES}$  safely ④Die Level Characterization ⑤Values influenced by parasitic L and C in measurement



## Additional Testing and Screening

For Customers requiring product supplied as Known Good Die (KGD) or requiring specific die level testing, please contact your local IR Sales.

## Shipping

Sawn Wafer on Film. Please contact your local IR sales office for non-standard shipping options

## Handling

- Product must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Product must be handled only in a class 10,000 or better-designated clean room environment.
- Singulated die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

## Wafer/Die Storage

- Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.
- Note: To reduce the risk of contamination or degradation, it is recommended that product not being used in the assembly process be returned to their original containers and resealed with a vacuum seal process.
- Sawn wafers on a film frame are intended for immediate use and have a limited shelf life.

## **Further Information**

For further information please contact your local IR Sales office or email your enquiry to http://die.irf.com

Data and specifications subject to change without notice. This product has been designed and qualified for Industrial market. Qualification Standards can be found on IR's Web site.

International **TOR** Rectifier

IR WORLD HEADQUARTERS: 101N. Sepulveda Blvd, El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.