

## Is Now Part of



## ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <a href="https://www.onsemi.com">www.onsemi.com</a>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



January 2013

## **FDT86106LZ**

# N-Channel PowerTrench<sup>®</sup> MOSFET 100 V, 3.2 A, 108 m $\Omega$

#### **Features**

- Max  $r_{DS(on)}$  = 108 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 3.2 A
- Max  $r_{DS(on)}$  = 153 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_D$  = 2.7 A
- High performance trench technology for extremely low r<sub>DS(on)</sub>
- High power and current handling capability in a widely used surface mount package
- HBM ESD protection level > 3 KV typical (Note 4)
- 100% UIL tested
- RoHS Compliant





## **General Description**

This N-Channel logic Level MOSFETs are produced using Fairchild Semiconductor's advanced Power Trench<sup>®</sup> process that has been special tailored to minimize the on-state resistance and yet maintain superior switching performance. G-S zener has been added to enhance ESD voltage level.

## **Application**

■ DC - DC Conversion





## MOSFET Maximum Ratings T<sub>C</sub> = 25 °C unless otherwise noted

Symbol	Param	Parameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage		100	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V
I <sub>D</sub>	Drain Current -Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	3.2	
	-Pulsed			12	A
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	12	mJ
D	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.2	W
$P_{D}$	Power Dissipation $T_A = 25 ^{\circ}\text{C}$ (Note 1b)			1.0	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temper	Operating and Storage Junction Temperature Range			°C

## **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	12	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	55	C/VV

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
86106LZ	FDT86106LZ	SOT-223	13 "	12 mm	2500 units

## Electrical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	ncteristics					
$BV_DSS$	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25 °C		71		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			±10	μΑ

## On Characteristics (Note 2)

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.5	2.2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25 °C		-5		mV/°C
	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.2 A		80	108	mΩ
r		$V_{GS} = 4.5 \text{ V}, I_D = 2.7 \text{ A}$		100	153	
r <sub>DS(on)</sub>		$V_{GS} = 10 \text{ V}, I_D = 3.2 \text{ A},$ $T_J = 125 ^{\circ}\text{C}$		140	189	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.2 A		8		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V - 50 V V - 0 V	234	315	pF
Coss	Output Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz	46	65	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 141112	3.1	5	pF

## **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time		3.8	10	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 3.2 A,	1.3	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{DD}$ = 50 V, $I_{D}$ = 3.2 A, $V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	10	20	ns
t <sub>f</sub>	Fall Time		1.5	10	ns
$Q_q$	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	4.3	7	nC
$Q_q$	Total Gate Charge	$V_{GS} = 0 \text{ V to 5 V}$ $V_{DD} = 50 \text{ V},$	2.4	4	nC
$Q_{gs}$	Gate to Source Gate Charge	I <sub>D</sub> = 3.2 A	0.7		nC
$Q_{qd}$	Gate to Drain "Miller" Charge		0.9		nC

## **Drain-Source Diode Characteristics**

V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 3.2 \text{ A}$ (Note 2)	0.86	1.3	V
		$V_{GS} = 0 V, I_S = 1 A$ (Note 2)	0.77	1.2	v
t <sub>rr</sub>	Reverse Recovery Time	I <sub>E</sub> = 3.2 A, di/dt = 100 A/μs	31	49	ns
Q <sub>rr</sub>	Reverse Recovery Charge	T <sub>F</sub> = 3.2 A, αι/αι = 100 A/μs	21	34	nC

#### Notes:

 $R_{0JC}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0JC}$  is guaranteed by design while  $R_{0JA}$  is determined by the user's board design.



a) 55 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b) 118 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. Starting  $\rm T_J$  = 25  $^{\circ}\rm C$  , L = 1 mH,  $\rm I_{AS}$  = 5 A,  $\rm V_{DD}$  = 90 V,  $\rm V_{GS}$  = 10 V.
- 4. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

## Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## Typical Characteristics $T_J$ = 25 $^{\circ}$ C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Gate Leakage Current vs Gate to Source Voltage




Figure 11. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Forward Bias Safe Operating Area






Figure 13. Single Pulse Maximum Power Dissipation





Figure 14. Junction-to-Ambient Transient Thermal Response Curve



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see any inability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and ex

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative